搜索优化
English
搜索
Copilot
图片
视频
地图
资讯
购物
更多
航班
旅游
酒店
房地产
笔记本
Top stories
Sports
U.S.
Local
World
Science
Technology
Entertainment
Business
More
Politics
过去 30 天
时间不限
过去 1 小时
过去 24 小时
过去 7 天
按时间排序
按相关度排序
Design-Reuse
1 天
HPC customer engages Sondrel for high end chip design
Sondrel, a leading provider of ultra-complex custom chips, has announced that it has started front end, RTL design and ...
Design-Reuse
2 天
Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It ...
Semiconductor veterans secure $3.7M seed funding to launch a universal RISC-V processor that eliminates the need for ...
Design-Reuse
2 天
Redefining XPU Memory for AI Data Centers Through Custom HBM4 - Part 2
HBM implementation challenges This is the second in a three-part series from Alphawave Semi on HBM4 and gives insights into ...
Design-Reuse
2 天
Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
Frontgrade Gaisler has launched its latest radiation-hardened microcontroller, the GR716B. Building on the success of the ...
Design-Reuse
2 天
World's First CXL 3.1 Multi-Vendor Interoperability Demo Showcases New Memory Possibilities ...
Traditional interconnects have been unable to deliver the bandwidth, latency, and power efficiency needs of hyperscale data ...
Design-Reuse
3 天
Die-to-Die PHY
Eliyan uses its NuLink technology to develop die-to-die PHY IP products to support multiple standards (including UCIe and BoW) and multiple packaging types (including advanced packaging and standard ...
Design-Reuse
3 天
CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL ...
Panmnesia, a South Korean fabless CXL startup, announced that it has successfully secured over $60M in Series A funding.
Design-Reuse
3 天
Cadence Unveils Arm-Based System Chiplet
Cadence has announced a groundbreaking achievement with the development and successful tapeout of its first Arm-based system ...
Design-Reuse
3 天
Streamlining SoC Design with IDS-Integrate™
System-on-chip (SoC) designers face significant challenges when integrating thousands of IP blocks from various vendors, ...
Design-Reuse
4 天
TSMC drives A16, 3D process technology
TSMC is looking to introduce its A16 1.6nm process by the end of 2026 with an IEEE standard for its 3Dblox technology.
Design-Reuse
4 天
Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With ...
FlexNoC 5 interconnect IP with physical awareness improves place and route efficiency and reduces interconnect area and power ...
Design-Reuse
4 天
Behind the Scenes - Introducing Xiphera's Board
Xiphera’s board of five includes company’s co-founders and three other people from different backgrounds. The new board is filled with new kind of ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果
反馈